

# Slice+Slice Baby: Generating Last-Level Cache Eviction Sets in the Blink of an Eye

Bradley Morgan<sup>1,2</sup>, Gal Horowitz<sup>3</sup>, Sioli O'Connell<sup>1</sup>, Stephan van Schaik<sup>4</sup>, Chitchanok Chuengsatiansup<sup>5</sup>, Daniel Genkin<sup>6</sup>  
 Olaf Maennel<sup>1</sup>, Paul Montague<sup>2</sup>, Eyal Ronen<sup>3</sup> and Yuval Yarom<sup>7</sup>

<sup>1</sup>The University of Adelaide <sup>2</sup>Defence Science and Technology Group <sup>3</sup>Tel-Aviv University <sup>4</sup>University of Michigan <sup>5</sup>The University of Klagenfurt <sup>6</sup>Georgia Tech <sup>7</sup>Ruhr University Bochum

## Why Should I Care?


We create LLC eviction sets in 0.1 to 1.6 seconds.

- We propose a weird gate to *compare* racing LLC memory accesses, identifying their LLC slice.
- We infer slice indices within memory pages to achieve speed-ups.

Defences against cross-core LLC attacks must be feasible within shorter timeframes.


## LLC Attacks are Hard

Intel uses a proprietary function to distribute memory across LLC 'slices'. An attacker is unaware where their memory resides.




## Classifying Memory by Slice

Our noise-resilient memory access *comparator* weird gate [1, 2]:



- input latency quicker than compare.


- input latency slower than compare.



Dark red is a positive **signal**, indicating a faster **compare** slice access.

## Slice-Aware Eviction Sets

We can quickly build LLC eviction sets with known slice mappings.



## References

- [1] D. Katzman, W. Kosasih, C. Chuengsatiansup, E. Ronen, and Y. Yarom, "The gates of time: Improving cache attacks with transient execution," in *USENIX Sec.*, 2023.
- [2] D. A. Kaplan, "Optimization and amplification of cache side channel signals." arXiv 2303.00122, 2023.

## Links

- ✉ [bradley.morgan@adelaide.edu.au](mailto:bradley.morgan@adelaide.edu.au)
- 📄 [github.com/0xADE1A1DE/Slice-Slice-Baby](https://github.com/0xADE1A1DE/Slice-Slice-Baby)

